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Abstract—Koblitz curves are a class of computationally effi-
cient elliptic curves where scalar multiplications can be acceler-
ated using τNAF representations of scalars. However conversion
from an integer scalar to a short τNAF is a costly operation.
In this paper we improve the recently proposed scalar con-
version scheme based on division by τ 2. We apply two levels
of optimizations in the scalar conversion architecture. First we
reduce the number of long integer subtractions during the
scalar conversion. This optimization reduces the computation cost
and also simplifies the critical paths present in the conversion
architecture. Then we implement pipelines in the architecture.
The pipeline splitting increases the operating frequency without
increasing the number of cycles. We have provided detailed
experimental results to support our claims made in this paper.
Index Terms—Koblitz Curve, Lazy Reduction, Scalar Multi-
plication, Cryptography, FPGA, Architecture, Pipelining.
I. INTRODUCTION
Elliptic curve cryptography (ECC) is the modern standard
for public key cryptography thanks to its higher bit security
and implementation friendliness on embedded platforms. El-
liptic curve scalar multiplication (ECSM) is the soul of any
ECC processor. In ECSM, a point P on an elliptic curve is
multiplied by a large scalar k to get kP . The standard way
to perform ECSM is to use the double and add algorithm
[1], [2], [3] where point doublings are performed for every
key bit and point additions are performed for every nonzero
key bit. As the number of point additions is determined
by the Hamming weight of the scalar, computation time of
an ECSM depends on the scalar k. Numerous works are
present in the literature on improving the computation time
by applying various optimizations such as efficient represen-
tation of scalars, efficient group operations, use of projective
coordinate systems, and use of computation friendly class of
elliptic curves etc. Architectural optimizations depending on
the platforms add further acceleration [4], [5], [6], [7].
Koblitz curves [8] are a special class of elliptic curves,
where the Frobenius endomorphism can be utilized to rep-
resent an integer scalar in a τadic form. With this special
representation of a scalar, costly point doublings are replaced
by cheaper Frobenius operations. Solinas extended the work
and proposed τadic non-adjacent-form known as τNAF [9].
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However, the length of both τadic and τNAF representations
of a scalar are almost twice the length of the integer scalar.
Thus, increase in the length (thus increase in the number of
point additions) becomes a negating factor in achieving the
acceleration offered by the Frobenius endomorphism. Length
reduction schemes were first introduced by Meier and Staffel-
back in [10] and were later improved by Solinas in [9]. The
length reduction algorithms proposed by Solinas are efficient
in software, but are not amiable to hardware implementations
due to the presence of multi-precision integer multiplications
and divisions.
On the hardware side, very few research papers exist in the
literature on designing efficient scalar conversion algorithms.
In [11], [12], the conversions are performed in a software
processor, while the ECSMs are performed on a dedicated
hardware. Such an approach is well suited when the scalar
multiplier architecture is slow. However, the present speed
records for ECSMs in hardware have made such an approach
a bottleneck [13], [6]. The first hardware implementation
of scalar conversion was reported in [14]. Later [15], [16]
keep the conversion units in hardware along with the scalar
multipliers. Still the hardware versions of the converters are
slow and have a large area.
The first hardware implementation friendly scalar conver-
sion scheme was reported by Brumley and Ja¨rvinen in [17].
Their conversion algorithm repeatedly divides the scalar by
τ to generate a length reduced scalar. Due to its sequential
nature, the authors call the algorithm lazy reduction. The
algorithm is very simple as it requires only integer addi-
tion/subtraction and shifting. In [18] Adikari, Dimitrov, and
Ja¨rvinen proposed an improvement over [17]. Since division
by τ2 is cheap in hardware, their double lazy reduction scheme
reduces the computation time to nearly half by using division
by τ2 instead of τ .
In this paper we propose acceleration techniques for the
double lazy reduction algorithm [18]. We observe that several
additions and subtractions can be eliminated during the scalar
reduction and the τNAF generation. Subtraction or addition of
the nonzero remainders are replaced by alteration of the low
order bits in the operands, use of one’s complement of the
operands and by considering borrow/carry inputs in subtracter
and adder circuits. We eliminate unnecessary subtractions from
zero using iterative property of the conversion steps. Such op-
timizations reduce the number of integer adder and subtracter
circuits from the critical paths of the conversion architecture
without affecting the cycle requirement. With the proposed
acceleration techniques, we achieve a improvement in the
operating frequency by atleast 12.5% and 17.9% compared
2to [18] for the fields F2233 and F2283 respectively
Next we perform efficient pipelining in the proposed conver-
sion architecture. Using the iterative property of the conversion
steps, we pipeline the conversion architecture in such a way
that the pipelined stages are always utilized. Due to its
bubble free nature, almost no cycles are wasted to satisfy
the data dependencies between the pipeline stages. Our two-
stage pipelined conversion architecture achieves acceleration
by 35.5% and 40% compared to [18] for the fields F2233 and
F2283 respectively.
The organization of the paper is : Section II has a brief
mathematical background on the Koblitz curves and scalar
conversion techniques. In Section III, computational optimiza-
tions for the double lazy reduction algorithm are discussed.
Section IV shows optimizations in the τNAF generation steps.
A hardware architecture for the scalar conversion is designed
in Section V and an efficient pipeline strategy is presented in
Section VI. Experimental results are presented in Section VII.
The final section draws the conclusions.
II. PRELIMINARIES
The Koblitz curves over F2m have the following form.
Ea : y
2 + xy = x3 + a · x2 + 1, a ∈ {0, 1}
We denote the Koblitz curve group by Ea(F2m). In Ea(F2m)
the Frobenius mapping can be applied to reduce the com-
plexity of ECSM. The Frobenius mapping τ : Ea(F2m) →
Ea(F2m) is defined below.
τ(O) = O, τP (x, y) = Q(x2, y2)
Application of τ on any point P squares the coordinates and
gives another point Q on the curve. Since squaring in F2m is
cheap [1], [19], computing the Frobenius map of a point is also
easy. The map operator τ satisfies the relation τ2 + 2 = µτ ,
where µ = (−1)1−a.
The ring of polynomials in τ with integer coefficients is
denoted by Z[τ ]. For any polynomial ul−1τ l−1+ . . .+ u1τ +
u0 ∈ Z[τ ] with ui ∈ {0, 1}, and any base point P on a Koblitz
curve, we see the following relation.
[ul−1τ
l−1 + . . .+ u0]P = [ul−1]τ
l−1P + . . .+ [u0]P (1)
In the above equation, the base point P is multiplied by a
scalar which is an element of Z[τ ]. During ECSM, only point
addition and Frobenius operations are performed.
Solinas in [9] proposed algorithms to convert integer scalars
into polynomials in τ with coefficients ui ∈ {0, 1} (τadic
form). He also showed that number of point additions can be
reduced using non-adjacent form which is known as a τNAF
of a scalar. Calculation of the τNAF from a scalar requires
iterative divisions by τ . Here are two theorems from [9] related
to the division of any element α = (d0 + d1τ) ∈ Z[τ ] by τ .
Theorem 1 : α is divisible by τ when d0 is even. The result
of the division when stored in (d0, d1) is (d0, d1)←
(
µd0/2+
d1,−d0/2
)
.
Theorem 2 : α is divisible by τ2 when d0 ≡ 2d1 (mod 4).
The result of the division when stored in (d0, d1) is (d0, d1)←(
(−d0 + 2µd1)/4,−(µd0 + 2d1)/4
)
.
A. Length of τNAF and Reduction Schemes
The length (l) of a τNAF for an integer scalar k is
approximately 2log2k, which is almost double the length of
the scalar. Length reduction schemes were initially proposed
by Solinas in [9]. An integer scalar k is first reduced to
k (mod δ), where δ = τ
m
−1
τ−1
and then a τNAF is generated
from the reduced scalar. The maximum length of the generated
τNAF is m+a in F2m . The scalar reduction scheme involves
multi-precision integer division. Solinas proposed another re-
duction scheme [9] where the scalar is partially reduced to
avoid integer division at the cost of integer multiplication.
Since multi-precision division and multiplication operations
are complicated, hardware implementations are inefficient.
In [17], Brumley and Ja¨rvinen presented the lazy reduction
algorithm, where the scalar k is repeatedly divided by τ for
m number of times to get the following relation.
k = (d0 + d1τ)τ
m + (b0 + b1τ)
= (d0 + d1τ)(τ
m − 1) + (b0 + d0) + (b1 + d1)τ
= λ(τm − 1) + γ
The authors use γ as the reduced scalar and show that the
length of the τNAF generated from γ is at most m + 4 in
F2m . Since division by τ is a simple operation (Theorem 1),
the algorithm is suitable for hardware.
In [18], Adikari, Dimitrov and Ja¨rvinen proposed an im-
provement of the lazy reduction which they call the double lazy
reduction. In the double lazy reduction, the scalar is divided
by τ2 for (m−1)/2 number of times. Finally one division by
τ is performed to obtain the reduced scalar. The cycle count
for the scalar reduction reduces to nearly half compared to
the lazy reduction. The computational steps in the double lazy
reduction are shown in Algorithm 1. We advise the readers of
this paper to study the double lazy reduction algorithm from
[18], as this will be helpful to understand the acceleration
techniques proposed in our paper.
III. IMPROVED REDUCTION ALGORITHM
In this section we propose optimization steps to reduce the
number of long integer additions and subtractions in Algorithm
1. Throughout this discussion we consider µ = −1. Similar
optimizations for µ = 1 are shown in the appendix.
A. Elimination of Long Subtractions for Nonzero Remainders
In line 6 of Algorithm 1, remainders u0 and u1 ∈ {0, 1} are
subtracted from d0 and d1. We observe that the subtractions are
easy in some cases. For example, when d0 ≡ 1 (mod 4) and
2d1 ≡ 0 (mod 4) (i.e. u0 = 1 and u1 = 0), the subtraction of
u0 from d0 is equivalent to changing the least significant bit of
d0 from 1 to 0. Hence, in this case the long subtraction can be
replaced by a bit alteration. However, when carry propagations
are involved with long subtractions, alteration of few specific
bits do not work as a replacement. For example, when d0 ≡
3 (mod 4) and 2d1 ≡ 0 (mod 4) (i.e. when u0 = 1 and
u1 = 1), a long subtraction appears. Use of signed remainders
u0 and u1 ∈ {0,±1} helps to some extent in eliminating the
long subtractions of nonzero remainders for such cases. Table
3Algorithm 1: Double Lazy Reduction
Input: integer k
Output: reduced scalar γ
begin1
(a0, a1)← (1, 0), (b0, b1) ← (0, 0), (d0, d1)← (k, 0)2
for i = 1 to (m− 1)/2 do3
u← (d0 − 2d1) mod 44
u0 ← u mod 2, u1 ← ⌊u/2⌋5
d0 ← d0 − u0, d1 ← d1 − u16
(d0, d1) ← ((−d0 + 2µd1)/4,−(µd0 + 2d1)/4)7
if u > 0 then8
b0 ← (b0 + u0a0 − 2u1a1)9
b1 ← b1 + u0a1 + u1(a0 + µa1)10
end11
(a0, a1)← (−2(a0 + µa1), µa0 − a1)12
end13
if d0 ≡ 1(mod 2) then14
u← 1, d0 ← d0 − 115
(b0, b1)← (b0 + a0, b1 + a1)16
end17
(d0, d1)← (µd0/2 + d1,−d0/2)18
γ ← (b0 + d0, b1 + d1)19
end20
TABLE I
SIGNED REMAINDERS DURING REDUCTION OF SCALAR
Cases d0%4 2d1%4 u0 u1
1 0 0 0 0
2 1 0 1 0
3 2 0 0 −1
4 3 0 −1 0
5 0 2 0 1
6 1 2 −1 0
7 2 2 0 0
8 3 2 1 0
I shows how the signed remainders are generated during the
reduction steps depending on the low bits of d0 and 2d1. In the
table, the % operator represents modulus reduction operation.
Except Case 4, subtractions of the u0 and u1 from d0 and d1
involve no carry propagation and thus can be performed by
altering the low order bits of d0 and d1.
For Case 4, if we perform the subtraction of u0 = −1 in
line 7 of Algorithm 1 instead of line 6 (i.e. we put d0 + 1 in
place of d0), then we have the following observation.
(d0, d1) ←
(
−
2d1 + (d0 + 1)
4
,−
2d1 − (d0 + 1)
4
)
This is equivalent to taking carry/borrow inputs in the
adder/subtracter circuits as shown below.
d0 ← −
2d1 + d0 + (Carry input = 1)
4
d1 ← −
2d1 − d0 − (Borrow input = 1)
4
From the above observations we conclude that the long integer
subtractions of the nonzero remainders in Algorithm 1 can be
eliminated using cheaper alternatives.
B. Elimination of Subtractions from Zero
In line 7 of Algorithm 1, a subtraction from zero is required
for d0 after computing 2d1 + d0 (Eq. 2).
(d0, d1) ← (−
2d1 + d0
4
,−
2d1 − d0
4
) (2)
We eliminate the subtraction from zero using the following
scheme. Instead of Eq. 2, we compute Eq. 3.
(d0, d1) ← (
2d1 + d0
4
,
2d1 − d0
4
) (3)
The results from Eq. 2 and 3 have opposite signs, but same
magnitudes. So, when Eq. 2 and 3 are applied iteratively for an
even number of times, the results of the equations are same.
However for an odd number of iterations, the results have
opposite signs.
We replace the computation in line 7 by Eq. 3. Thus (d0, d1)
has wrong sign after any odd number of iterations and correct
sign after any even number of iterations of the for-loop. The
loop iterates for (m− 1)/2 number of times. So, when (m−
1)/2 is odd, only one subtraction from zero is required at the
end to make (d0, d1) of correct sign. We can also compensate
this subtraction in line 18 or 19 by performing subtractions in
place of additions or vice-versa.
The same trick is applied to eliminate the subtractions from
zero during the computation of (a0, a1) in line 12 of Algorithm
1. Instead of computing Eq. 4
(a0, a1)←
(
− 2(a0 − a1), −(a0 + a1)
) (4)
we compute Eq. 5.
(a0, a1)←
(
2(a0 − a1), (a0 + a1)
) (5)
After the completion of the for-loop, one subtraction from
zero is required to correct the signs of (a0, a1) when (m −
1)/2 is odd. This subtraction can be eliminated if we compute
(b0, b1)← (b0 − a0, b1 − a1) in line 16 of Algorithm 1.
Since the remainders are generated by observing the low
order bits of d0 and d1 (Table I), use of (d0, d1) which
has wrong sign should be justified for the correctness of the
reduction algorithm. Let after any odd number of iterations
of the for-loop in Algorithm 1, we have the pairs (ai,0, ai,1),
(bi,0, bi,1) and (di,0, di,1). Since wrong sign is assigned to
(di,0, di,1) after any odd number of iterations, we have the
following relation.
k = −(di,0 + τdi,1)τ
2i + (bi,0 + τbi,1) (6)
In the next iteration, remainders u0 and u1 are generated from
di,0 and di,1 (instead of the correct values -di,0 and -di,1). If
(di+1,0, di+1,1) are the quotients, then the relation between
(di,0, di,1) and (di+1,0, di+1,1) is shown below.
(di,0 + τdi,1)− (u0 + τu1) = −(di+1,0 + τdi+1,1)τ
2 (7)
After plugging in Eq. 7 in Eq. 6, we get the following equation.
k = (di+1,0 + τdi+1,1)τ
2i+2 − (u0 + τu1)τ
2i + (bi,0 + τbi,1)
In the above equation the actual remainders are (−u0,−u1).
Interestingly, after any odd number of iterations, wrong sign
is also assigned to (a0, a1). Since, both (u0, u1) and (a0, a1)
4Algorithm 2: New Reduction Algorithm
Input: integer k
Output: reduced scalar γ
begin1
(a0, a1)← (1, 0), (b0, b1) ← (0, 0), (d0, d1)← (k, 0)2
/* Iterative divisions by τ 2 start here */3
for i = 1 to (m− 1)/2 do4
u← (d0 − 2d1) mod 45
(u0, u1)← Table 16
(d0, d1) ← AlterLowBits(d0, d1)7
if Case 4 is T rue then8
(B,C) ← (1, 1) /* Borrow and Carry Inputs */9
end10
else11
(B,C) ← (0, 0)12
end13
(d0, d1) ← ((2d1 + d0 +C)/4, (2d1 − d0 −B)/4)14
if u > 0 then15
b0 ← (b0 + u0a0 − 2u1a1)16
b1 ← (b1 + u0a1 + u1(a0 − a1))17
end18
(a0, a1)← (2(a0 − a1), a0 + a1) ;19
end20
/* Iterative divisions by τ 2 finish here */21
if d0 ≡ 1(mod 2) then22
d0 ← AlterLeastBit(d0)23
(b0, b1)← (b0 + a0, b1 + a1)24
end25
(d0, d1)← ((2d1 − d0)/2, d0/2) /* Division by τ */26
if m−1
2
≡ 0(mod 2) then27
γ ← (b0 + d0, b1 − d1)28
end29
else30
γ ← (b0 − d0, b1 + d1)31
end32
end33
are of same sign in any iteration, computation of (b0, b1) is in-
sensitive to the wrong sign of operands. Thus, (bi+1,0, bi+1,1)
is computed as shown below.
(bi+1,0, bi+1,1) ← (u0 + τu1)(ai,0 + τai,1) + (bi,0 + τbi,1)
This justifies the correctness of the reduction during assign-
ment of wrong sign to the variables (d0, d1) and (a0, a1).
Throughout this section we have discussed how the number
of long integer additions/subtractions can be reduced during
the scalar reduction steps. Our proposed improvements over
the double lazy reduction are described in Algorithm 2. We
see that only one addition or subtraction is performed during
the computations of d0, d1, a0, a1 and b0 in every iterations.
For b1, at most two additions/subtractions are performed per
iteration. Thus, if implemented in hardware, critical path
contains only one adder/subtracter circuit of width m+1 bit.
In the previous reduction architectures [17], [18], critical paths
are through two cascaded adder and subtracter circuits of data
width m+ 1. Since integer adder and subtracter circuits have
TABLE II
NAF GENERATION FOR µ = −1
Cases d0%4 2d1%4 d0%8 2d1%8 r0 r1
1 0 0 0 0
2 1 0 1 0
3.A 2 0 2 0 0 1
3.B 2 0 6 0 0 −1
3.C 2 0 2 4 0 −1
3.D 2 0 6 4 0 1
4 3 0 −1 0
5.A 0 2 0 2 0 1
5.B 0 2 4 2 0 −1
5.C 0 2 0 6 0 −1
5.D 0 2 4 6 0 1
6 1 2 −1 0
7 2 2 0 0
8 3 2 1 0
large delay, removal of such circuits from critical paths help
improves frequency. In the next section, we further look into
τNAF generation algorithm and discuss how long subtractions
of nonzero remainders can be eliminated during the τNAF
generation steps.
IV. IMPROVED DOUBLE DIGIT τNAF GENERATION
In [18] two consecutive τNAF digits are generated in a
single step from the reduced scalar d0 + τd1 by performing
divisions by τ2. The authors call the NAF as double τNAF.
Table II describes the generation of the consecutive τNAF
digits r0 and r1 from d0 and d1. Similar to Section III, we
eliminate subtractions of nonzero remainders from d0 and d1
during the τNAF generation.
From Table II, we see that for the cases 2, 3.B, 3.C, 3.D,
5.A, 5.B, 5.D, 6 and 8, the subtractions of nonzero remainders
from d0 or d1 affect only the low order bits of d0 and d1. For
the above cases, the long subtractions are replaced by cheaper
bit alterations in d0 and d1. Subtraction of r0 = −1 in Case 4
in Table II can be handled in the same way we did for Case
4 in Table I (Section III-A).
In Case 3.A, the subtraction of r1 = 1 from d1 involves
borrow propagation and thus may affect all the bits of d1.
If we incorporate this subtraction in the next step where we
perform the division by τ2, then by putting d1− 1 in place of
d1 in Eq. 2, we have the following observation.
(d0, d1) ← (−
2d1 + (d0 − 2)
4
,−
2d1 − (d0 + 2)
4
) (8)
We see that the subtraction of r1 from d1 is equivalent to the
addition/subtraction of 2 with d0. Since d0 ≡ 2 (mod 8), the
addition/subtraction changes only the three least bits of d0.
In Case 5.C, the subtraction of r1 = −1 from d1 involves
carry propagation. When we put d1 + 1 in place of d1 in Eq.
2, we have the following observation.
(d0, d1) ← (
2d¯1 − d0
4
,
2d¯1 + d0
4
) (9)
Using one’s complement of d1 in Case 5.C we eliminate the
long subtraction of r1 from d1.
Algorithm 3 describes the new τNAF generation technique.
Only one addition or subtraction is performed on d0 and d1
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Fig. 1. Koblitz Curve Scalar Conversion Architecture for µ = −1
during division by τ2 in any iteration. Thus, during the τNAF
generation, presence of only one adder/subtracter circuit in the
critical paths of d0 and d1 is sufficient.
Algorithm 3: New τNAF Generation Algorithm
Input: Reduced Scalar γ = d0 + τd1
Output: τNAF(γ)
begin1
S ←
〈〉
/* Used to store τNAF */2
Sign← 0 /* Used to keep sign of (d0, d1) */3
while d0 6= 0 or d1 6= 0 do4
(r0, r1)← Table 25
(d0, d1) ← AlterLowBits(d0, d1) in Section IV6
(B,C) ← (0, 0) /* Borrow and Carry Inputs7
*/
if Sign = 1 then8
(r0, r1) ← (−r0,−r1)9
end10
Prepend (r1, r0) to S /* τNAF digits */11
if Case 4 True then12
(B,C) ← (1, 1)13
end14
if Case 5.C T rue then15
(d0, d1)← (
2d¯1−d0
4
, 2d¯1+d0
4
)16
Sign← Sign17
end18
else19
(d0, d1)← (
2d1+d0+C
4
, 2d1−d0−B
4
)20
Sign← 1⊕ Sign21
end22
end23
end24
V. HARDWARE ARCHITECTURE
The hardware architecture for performing scalar conversion
(for µ = −1) using the proposed acceleration techniques
is shown in Fig. 1. Similar to [17], [18], our conversion
architecture is capable of performing both scalar reduction and
double digit τNAF generation.
In any iteration of Algorithm 2 and 3, the variables a0,
a1, b0, b1, d0 and d1 have data dependencies on their values
in the previous iteration. So, storage registers are used for
each of the data variables. The data paths of the variables are
kept in parallel to each other as there are no immediate data
dependencies between them in any particular iteration.
The component Bit Alteration and NAF Generation is a
combinational circuit which scans the low order three bits
of d0 and two bits of d1. Remainder digits are generated
as per Table I and II during the reduction and the τNAF
generation phases of the scalar conversion. This component
also subtracts the nonzero remainders from d0 and d1 using
the bit alteration technique discussed in Section III and IV.
An input signal mode is used to distinguish between the scalar
reduction and the τNAF generation phases of the conversion.
After the subtraction of u0 from d0 as bit alteration, two
different outputs d0#A1 and d0#A2 are generated for the
two different data paths through A1 and A2 adder/subtracter
circuits. This happens because of Case 3.A in Table II, where 2
is subtracted and added for the two different data paths through
A1 and A2 respectively.
During the τNAF generation phase, only the data paths
for d0 and d1 remain active. An one bit register sign takes
account of the sign of d0 and d1 (Algorithm 3). The remainders
generated by the Bit Alteration and NAF Generation unit
are first assigned the sign and then expressed as the two
consecutive τNAF digits in each cycle.
A controller is used to generate the control signals for
the multiplexers and the adder/subtracter circuits. The control
block also generates the carry and borrow inputs for the
6adder/subtracter circuits A1 and A2. In the figure, T1 and T2
are special categories of multiplexers which produce x, x¯ and
y from the inputs x and y as per equation ((x⊕s0)· s¯1)|(y ·s1)
when the selection inputs (s1, s0) are 00, 01 and 10 respec-
tively. For LUT base FPGAs, this special construction for T1
and T2 achieves better LUT utilization [20] and thus saves
area. The counter circuit is used to calculate the number of
τNAF digits generated. Completion of the τNAF generation is
indicated when m+ 4 number of τNAF digits are generated.
VI. PIPELINING THE CONVERSION HARDWARE
The critical path of the conversion architecture is indicated
by the dotted line in Fig. 1. Since integer adders are slow,
the proposed computational optimizations are not enough to
achieve high speed for the scalar conversion architecture.
Use of faster adder circuits increase frequency at the cost
of area. However for long operand size, such adders are
also slower compared to the binary field primitives specially
when pipelines are implemented in the binary field primitives
[21], [22], [23]. In this section, we propose a solution to
this problem by implementing pipelines in the conversion
architecture.
A. Pipelining Iterative Addition and Subtraction Operations
The central operations in the scalar conversion hardware are
additions and subtractions. We first consider a simple example
where iterative additions and subtractions are performed. Let
two variables c0 and c1 have some initial values and are
updated iteratively as per the following equation.
(c0, c1) ← (c0 + c1, c0 − c1) (10)
Let the data width for both c0 and c1 be at most m. The adder
and subtracter circuits are split into two equal stages (Fig. 2)
of width m/2 by putting registers in the carry and borrow
propagation paths.
Due to the data dependency of stage 2 on stage 1, the
computations in the stage 2 lag by one cycle. Timing diagram
of the two stages is described in Fig. 3 for the first five cycles.
Iteration numbers are indicated by the superscripts. As per
the timing diagram, first four iterations of the consecutive
additions and subtractions complete after the fifth cycle. It is
straightforward to understand that for I number of iterations
(Eq. 10), the two stage architecture takes I + 1 cycles. In
comparison, a non-pipelined architecture takes I number of
m3 m2:[ ]1c m3 m2:[ ]0c 0c m1 0:[ ] m1 0:[ ]1c m3 m2:[ ]0c m3 m2:[ ]1c m1 0:[ ]1c 0c m1 0:[ ]
reg c 0 m1 0:[ ]reg c 0 m3 m2:[ ] reg c 1 m1 0:[ ]reg c 1 m3 m2:[ ]
c 1c 0
m =m − 13m =m/22m =m/2 − 11
borrowcarry
Stage 1Stage 2 Stage 2 Stage 1
Data path forData path for
Fig. 2. Two stage pipelined data path for iterative addition and subtraction
cycles to finish I rounds. The advantage of the pipelined
architecture is in the reduction of overall delay by half (ideally)
compared to the non-pipelined architecture at the cost of only
two flip-flops and one cycle.
B. Pipelining the conversion architecture
We apply the same concept in pipelining the conversion
hardware. However data dependencies get more complicated
due to the presence of shifter circuits and due to the dif-
ferent data widths of the registers present in the conversion
architecture (Fig. 1). Additionally, synchronization between
the parallel data paths is essential to maintain functional
correctness of the conversion hardware.
Fig. 4 shows the two stage pipelined conversion architecture
for µ = −1. Data paths are split in almost symmetric stages to
achieve best operating frequency for the two stage architecture.
In the figure, suffix #1 and #2 indicate the parts of different
components in the first and second stages of the pipelined
architecture respectively. The registers a0, a1, b0, b1, d0 and
d1 are split into two equal halves between the two stages. The
lower half of a register gets updated by the computations in the
first stage of the pipeline and the upper half gets updated by
the second stage of the pipeline. In the first stage of the data
path for d0, the adder/subtracter A1#1 has width m+12 +2 bits
due to the presence of division by four and two (right shift)
circuits. After a division by four, the most significant bit, i.e.,
the (m+1
2
+ 2)th bit of the output from A1#1 is written into
the (m+1
2
)th bit, i.e. the most significant bit position of d0#1.
To match the data width requirement for A1#1, the bits from
position m+1
2
+1 and m+1
2
+2 of d0 are needed. However, these
two bits belong to the upper half of d0 register (d0#2) present
in the second stage. As the second stage lags the first stage by
one cycle, we can not use the two least significant bits from
d0#2. The output from the multiplexer M1#2 leads by one
cycle over d0#2 (because in any positive cycle transition, data
in the output of M1#2 gets written into d0#2). We perform
data forwarding of the two least significant bits from the output
of the multiplexer M1#2 to the input of A1#1. Similar data
forwarding strategies are applied in the first stage of data path
for d1 register due to the presence of division by two and four
circuits. Merging of wires are indicated by the horizontal and
vertical ∼ symbols in Fig. 4.
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Fig. 3. Timing diagram of iterative addition and subtraction
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Fig. 4. Pipelined Conversion Architecture for µ = −1
Control signals for the adder/subtracter circuits and the
multiplexers present in the second stage are lagged by one
cycle to maintain the lag of the second stage in the pipelined
data path. Data paths for a0, a1, b0 and b1 are also split in two
stages to maintain synchronization between all parallel data
paths present in the conversion hardware. The second stage of
the data path for b0 has data dependency on the bit position
⌈m
2
⌉ of register a1. This particular bit is the most significant
bit of the register a1#1. Due to the lag of the second stage
of register b0, we apply data lagging of the required bit using
an edge triggered flip-flop.
VII. EXPERIMENTAL RESULTS
We have evaluated the proposed acceleration techniques for
the NIST recommended Koblitz curves [24] K-233 and K-
283 on the Xilinx Virtex 4 FPGA xcvlx200-11ff1513. All
these curves have µ = −1 and support the present security
standards. Table III shows performance results of the proposed
pipelined and non-pipelined conversion architectures. Results
are obtained from the Xilinx ISEv12.2 tool after place and
route analysis with optimization for speed. Comparisons with
other reported conversion architectures are also presented in
the table. In [17], Brumley et. al. has provided experimental
results for only Altera FPGAs. For fair comparison with the
Brumley et. al. architecture, we have considered Xilinx FPGA
based results of the same architecture from [18].
In the table, TRed and TConv represents the scalar reduction
TABLE III
COMPARISON OF OUR PROPOSED CONVERSION HARDWARE WITH
PUBLISHED RESULTS ON XILINX VIRTEX 4 FPGA
Work Curve Slices Freq TRed TConv
MHz µs µs
Brumley et. al.[18] 1380 76 3 6
Adikari et. al.[18] K-233 1777 75.3 1.55 3.1
Non-pipelined∗ 1661 81.5 1.4 2.8
2-Pipelined∗ 1582 119 1.0 2.0
Brumley et. al.[18] 1671 65.9 4.3 8.6
Adikari et. al.[18] 1998 65.1 2.2 4.4
Non-pipelined∗ K-283 1910 70.2 2.0 4.1
2-Pipelined∗ 1814 107 1.3 2.6
3-Pipelined∗ 1812 122.6 1.16 2.32
8time and the scalar conversion time respectively. The scalar
conversion time is the sum of scalar reduction time and τNAF
generation time. Our non-pipelined conversion architecture
and the architecture in [18] have same cycle count of m+ 6
for a scalar conversion in F2m . The pipelined conversion
architecture takes only two extra cycles and thus requires
m+8 cycles in F2m . In [17], the conversion architecture uses
division by τ and takes 2m+ 7 cycles.
Operating frequencies achieved for the conversion architec-
tures depend on the type of integer adders and also on the
optimization settings in the synthesis tools. Our implementa-
tion uses generic adders and subtracters. For fare comparison
of the frequencies, we have implemented a small circuit which
is same as the data path for d0 register in [18] and uses carry
propagation subtracter circuits 1. With the same optimization
parameters in the Xilinx ISE tool, we achieved frequencies
72MHz and 59.5MHz for the fields F2233 and F2283 respec-
tively. When we consider implementation of the conversion
hardware in [18] using generic adder and subtracter circuits,
the frequencies will be limited by the above mentioned values
due to the increased circuit complexities. Under this fare
comparison scenario, our non-pipelined architectures achieve
improvement in frequencies by at least 12.5% and 17.9%
for K-233 and K-283 respectively. Area of the non-pipelined
architectures are slightly lesser than the architectures in [18].
The proposed optimizations reduce the number of adder and
subtracter circuits but increase the number of multiplexers.
Use of the pipeline strategy improves the frequency drasti-
cally. Since there are no bubbles in the pipeline data-path, the
cycle requirements for scalar reduction and conversion remain
almost same. Our two-stage pipeline architectures achieve
35.5% and 40% reduction in the overall conversion time
compared to [18] for the curves K-233 and K-283 respectively.
Further, to show that the proposed pipeline strategy is not
limited to only two stages, we have implemented a three stage
pipeline architecture for K-283. The three-stage architecture
improves the frequency by around 14% compared to the two-
stage architecture and thus reduces computation time.
An interesting observation is that the pipeline architectures
have smaller area compared to the non-pipeline architectures.
In one side, the pipeline strategy is very cost effective as it
requires very few flip-flops. While on the other side, the ISE
tool performs lesser logic replications due to shorter critical
paths [25]. The combined effect reduces the overall area.
VIII. CONCLUSION
In this paper we have proposed acceleration techniques for
scalar conversions required in the Koblitz curve based cryp-
toprocessors. The scalar conversion time is improved by re-
ducing the number of costly integer additions and subtractions
and by implementing pipelines in the data-path. The proposed
reduction in the arithmetic cost simplifies the critical paths
in the conversion architecture. Further, an efficient pipeline
strategy is used to drastically improve the frequency of the
conversion architecture without increasing the cycle count.
1The circuit has inputs u0, u1, k and d1. The most significant bit of d0
register is the output from the circuit. The critical path consists of two m+1
bit subtracter circuits and one 4:1 multiplexer.
In this paper we have implemented upto three stage pipeline
architecture. We remark that more number of pipeline stages
can be implemented in the conversion architecture to achieve
faster computation time. However the percentage of reduction
in the computation time will lessen with the increase in the
number of pipeline stages. The actual number of pipeline
stages in the conversion architecture could be fixed to match
the speed of the binary field primitives used in the Koblitz
curve cryptoprocessor.
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TABLE IV
DOUBLE DIGIT τNAF GENERATION FOR µ = 1
Cases d0%4 2d1%4 d0%4 2d1%8 r0 r1
1 0 0 0 0
2 1 0 1 0
3.A 2 0 2 0 0 −1
3.B 2 0 6 0 0 1
3.C 2 0 2 4 0 1
3.D 2 0 6 4 0 −1
4 3 0 −1 0
5.A 0 2 0 2 0 1
5.B 0 2 4 2 0 −1
5.C 0 2 0 6 0 −1
5.D 0 2 4 6 0 1
6 1 2 −1 0
7 2 2 0 0
8 3 2 1 0
APPENDIX A
Here we present computational optimizations for the curve
parameter µ = 1. We compute (d0, d1) as per Equation (11)
to avoid long subtractions from zero (Section III-B).
(d0, d1)←
(2d1 + d0
4
,
2d1 − d0
4
) (11)
During the iterative divisions by τ2, wrong sign is assigned
to either d0 or d1 in any iteration. Assignment of the wrong
sign alternates in every consecutive iteration. We find Equation
11 is same as Equation 3, only with the difference in the
relative positions of d0 and d1 in the left-hand-side. During the
reduction of the scalar, the nonzero remainders are generated
as per Table I for both µ = 1 and µ = −1. Thus, the
computational optimizations we followed in Section III for
µ = −1, are also applicable for µ = 1.
Double digit τNAF is generated as per Table VIII for µ = 1.
Comparing with Table II, we see only the cases 3.A-3.D are
different in Table VIII. For the cases which are same in both
the tables, we apply the same computational optimizations dis-
cussed in Section IV for µ = −1. Subtractions of remainders
from d1 are performed by altering low order bits of d1 for the
cases 3.A, 3.C and 3.D. However the subtraction of remainder
in case 3.B involves carry propagation. We eliminate this
long subtraction by incorporating it in the next step where
we perform division by τ2. This is shown in Equation 12.
Subtraction of 2 or addition of 1 with d0 is easy as it requires
only alteration of low order bits of d0. We also consider a
borrow input to the adder/subtracter circuit in the critical path
of d1 (Equation 12).
(d0, d1)←
(2d1 + (d0 − 2)
4
,
2d1 − (d0 + 1)− 1
4
) (12)
